UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/725,663	12/01/2003	Radoslav Danilak	NVID-P001159 5113	
	7590 08/18/200 IURABITO, HAO & I	EXAMINER		
TWO NORTH	MARKET STREET	LEE, CHUN KUAN		
THIRD FLOOF SAN JOSE, CA			ART UNIT	PAPER NUMBER
,			2181	
			MAIL DATE	DELIVERY MODE
			08/18/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		Applicat	ion No.	Applicant(s)			
		10/725,6	663	DANILAK ET AL.			
Office Action Summary			er	Art Unit			
		CHUN-K	UAN LEE	2181			
Period fo	The MAILING DATE of this communi or Reply	ication appears on th	ne cover sheet with the	correspondence add	dress		
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
	Responsive to communication(s) file	d on 08 July 2000					
'=	,	d on <u>00 July 2009</u> . 2b)⊠ This action is	non final				
′=		/ 		nsecution as to the	marite is		
3)[Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims		,,				
· ·		ending in the applic	ation				
•	Claim(s) <u>1-6,8-12 and 14-21</u> is/are pending in the application.						
	4a) Of the above claim(s) <u>2-5,9-11 and 14-20</u> is/are withdrawn from consideration.						
′=	5) Claim(s) is/are allowed. 6) Claim(s) <u>1,6,8,12 and 21</u> is/are rejected.						
· ·	Claim(s) <u>1,0,0,72 and 21</u> is/are rejected to.	ileu.					
•	Claim(s) are subject to restric	tion and/or election	roquiromont				
ا ال	ciaiii(s) are subject to restric	tion and/or election	requirement.				
Applicati	on Papers						
9)☐ The specification is objected to by the Examiner.							
10)🛛	The drawing(s) filed on <u>01 December</u>	<u>r 2003</u> is/are: a)⊠ a	accepted or b)∏ objec	ted to by the Exam	iner.		
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including	the correction is requi	ired if the drawing(s) is ob	jected to. See 37 CF	R 1.121(d).		
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority เ	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notic 3) Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (P nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date <u>04/17/2009</u> .	TO-948)	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal R 6) Other:	ate			

Art Unit: 2181

DETAILED ACTION

CONTINUED EXAMINATION UNDER 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 07/08/2009 has been entered.

RESPONSE TO ARGUMENTS

- 2. Applicant's arguments with respect to claims 1, 6, 8, 12, and 21 have been considered but are moot in view of the new ground(s) of rejection. Currently, claims 7 and 13 are canceled, claims 2-5 and 9-11 and 14-20 are withdrawn, and claims 1, 6, 8, 12 and 21 are pending for examination.
- 3. In response to applicant's arguments with regard to the independent claim 1 rejected under 35 U.S.C. 103(a) that the combination of the references does not teach/suggest the claimed feature "bypass register," because <u>Chisholm</u> does not teach said claimed feature; applicant's arguments have fully been considered, but are not found to be persuasive.

Art Unit: 2181

The examiner respectfully disagrees, because in accordance to the examiner's understanding, the claimed feature "bypass register" implements the data transferring without writing into the prior art 8 bit register, wherein <u>Chisholm</u>'s "bypass register" are not the prior art 8 bit register, which is utilized for implementing the data transferring (<u>Chisholm</u>, col. 5, I. 1 to col. 6, I. 21).

I. <u>REJECTIONS BASED ON PRIOR ART</u>

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 6, 8, 12, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over <u>Applicant's Admitted Prior Art (AAPA)</u> in view of <u>Chisholm et al.</u> (US Patent 5,968,143), <u>Winkler et al.</u> (US Pub:. 2004/0024948) and <u>Wilcox</u> (US Patent 6,185,634).
- As per claims 1, 8 and 21, <u>AAPA</u> teaches a computer system, comprising:
 executing disk I/O transactions for the computer system (Specification, p. 2, I. 2 to p. 5, I. 4); and
- a plurality of CPBs to extend a number of disk transactions (Specification, p. 2, I. 2 to p. 5, I. 4).

Application/Control Number: 10/725,663

Art Unit: 2181

AAPA does not teach a disk controller and a bridge component for implementing efficient disk I/O for a computer system, comprising: a bus interface for interfacing ...; a disk controller for executing ...: a disk I/O engine coupled to the bus interface; a bus master controller coupled to the disk I/O engine; a bypass register coupled to the bus master controller ...; an arbiter couple to the bus master controller ...; a chain memory coupled to the disk I/O engine ...; and a device interface coupled to the disk I/O engine

Page 4

<u>Chisholm</u> teaches a disk controller and a bridge component for implementing efficient disk I/O for a computer system, comprising:

a bus interface (Fig. 3, ref. 109, 111) for interfacing with a processor (Fig. 1, ref. 103) and a system memory (Fig. 3, ref. 301) of the computer system;

a disk controller (Fig. 3, ref. 201, 203, 209, 213, 311) for executing disk transactions (col. 5, I. 1 to col. 6, I. 8), the disk controller further comprising:

a disk I/O engine (Fig. 3, ref. 209, 213) coupled to the bus interface (Fig. 3, ref. 109, 111);

a bypass register (Fig. 3, ref. 203, 311) coupled to the disk I/O engine, wherein the bypass register is memory mapped and implements aggregation (e.g. aggregation via transfer to accumulate) of disk transaction information (e.g. command block with transaction information for data transferring) from a host CPU (Fig. 3, ref. 103) by using a memory mapped data transfer (e.g. memory mapped data transfer corresponding to the transferring of the command blocks via memory mapping by command block address to the host memory) (col. 5, l. 1 to col. 6, l. 21), wherein the register (Fig. 3, ref.

Art Unit: 2181

311) is memory mapped as the register comprises the command block address received from the host CPU for transferring of the command/data blocks (Fig. 3, ref. 301) (e.g. transaction information) (col. 5, II. 25-34), wherein the command block address is mapped to where the corresponding command/data block is located in the host memory (Fig. 3, ref. 107);

a chain memory (e.g. section of the memory 203 storing the command blocks 304 of Fig. 3, wherein the memory section is the chain memory storing the chain of command blocks as the addresses (Fig. 3, ref. 309) pointing to these command blocks are in a chain) coupled to the disk I/O engine (Fig. 3, ref. 209, 213) for buffering a plurality of command blocks (Fig. 3, ref. 304) to extend a number of disk transactions scheduled for execution by the disk I/O engine (col. 5, I. 1 to col. 6, I. 8); and

a device interface (Fig. 2, ref. 217) coupled to the disk I/O engine (Fig. 3, ref. 209, 213) for interfacing the disk I/O engine with a disk drive (e.g. SCSI RAID disk drives), wherein the disk I/O engine is configured to cause a start up of the disk drive upon receiving a disk start up command (e.g. command transfer start signal) from the processor, the disk I/O engine further configured to execute a disk transaction by processing the disk transaction information (Fig. 3, ref. 304) from the bypass register (Fig. 3, ref. 203, 311) coupled to the disk I/O engine (Fig. 1, ref. 114; Fig. 2, ref. 115; col. 4, II. 26-36 and col. 5, I. 1 to col. 6, I. 8), as the command/data blocks are transferred to the memory mapped bypass register for implementing disk transaction and bypass the writing of a set of 8 bit registers in the disk controller as implemented in ATA disk drives.

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Chisholm</u>'s interfacing architecture into <u>AAPA</u>'s computer system for the benefit of increasing data transferring throughput by reducing the command block transfer overhead (<u>Chisholm</u>, col. 2, II. 20-50 and col. 5, II. 55-58) to obtain the invention as specified in claims 1, 8 and 21.

AAPA and Chisholm do not teach the disk controller and the bridge component for implementing efficient disk I/O for the computer system, comprising: a bus master controller coupled to the disk I/O engine; an arbiter couple to the bus master controller ...; and causing the start up before completion of said start up

Winkler teaches a system and a method comprising:

a bus master controller coupled to a disk I/O engine (e.g. hard disk controller) ([0013]), by combining the bus master controller with <u>AAPA</u> and <u>Chisholm</u>'s bypass register and disk I/O engine, the resulting combination further teaches the bypass register which is coupled to the disk I/O engine is coupled to the bus master controller; and

an arbiter coupled to the bus master controller and the disk I/O engine (e.g. hard disk controller), to coordinate data transfers within the disk controller ([0013]), wherein the inclusion of the arbitration function into the disk controller would enable proper coordination of the data transferring for disk drive system such as RAID.

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Winkler</u>'s bus master controller and arbitration into <u>AAPA</u>

Art Unit: 2181

and <u>Chisholm</u>'s disk controller for the benefit of increasing the operation speed, as well as improving reliability and the efficiency in the transferring of data (<u>Winkler</u>, [0017]) to obtain the invention as specified in claims 1, 8 and 21.

AAPA, Chisholm and Winkler do not teach the disk controller and the bridge component for implementing efficient disk I/O for the computer system, comprising causing the start up before completion of said start up

Wilcox teaches a system and a method comprising: causing the start up before completion of said start up, the start up command configured to hide a start latency of the disk drive (Fig. 7; col. 2, II. 10-23; col. 3, II. 40-62; col. 5, II. 7-41; and col. 11, I. 38 to col. 12, I. 57), as the delay to for the start up of data transferring is hidden.

It would have been obvious for one of ordinary skill in this art, at the time of invention was made to include <u>Wilcox</u>'s start up into <u>AAPA</u>, <u>Chisholm</u> and <u>Winkler</u>'s disk controller for the benefit of reducing latency in the transferring of data to the disk drive (<u>Wilcox</u>, col. 1, II. 19-23 and col. 2, II. 51-53) to obtain the invention as specified in claims 1, 8 and 21.

6. As per claims 6 and 12, <u>AAPA</u>, <u>Chisholm</u>, <u>Winkler</u> and <u>Wilcox</u> teach all the limitations of claims 1 and 8 as discussed above, where <u>AAPA</u>, <u>Chisholm</u> and <u>Winkler</u> further teach the disk controller further comprising: a CPB pointer buffer (<u>Chisholm</u>, command address queue 309 of Fig. 3) coupled to the disk I/O engine for dynamically appending a plurality of CPB pointers (e.g. addresses pointing to where the command

Art Unit: 2181

block are stored) to extend to a number of disk transactions scheduled for execution by the disk I/O engine, the CPB pointer buffers (<u>Chisholm</u>, Fig. 3, ref. 309) directly connected to the disk I/O engine (<u>Chisholm</u>, Fig. 3, ref. 209, 213) for control independent of the arbiter (<u>AAPA</u>, Specification, p. 2, I. 2 to p. 5, I. 4; <u>Chisholm</u>, col. 5, I. 1 to col. 6, I. 8 and <u>Winkler</u>, [0013]).

II. CLOSING COMMENTS

Conclusion

a. STATUS OF CLAIMS IN THE APPLICATION

The following is a summary of the treatment and status of all claims in the application as recommended by M.P.E.P. 707.07(i):

a(1) CLAIMS REJECTED IN THE APPLICATION

Per the instant office action, claims 1, 6, 8, 12, and 21 have received a first action on the merits and are subject of a first action non-final.

b. <u>DIRECTION OF FUTURE CORRESPONDENCES</u>

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun-Kuan (Mike) Lee whose telephone number is (571) 272-0671. The examiner can normally be reached on 8AM to 5PM.

IMPORTANT NOTE

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2181

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

August 14, 2009

/CHUN-KUAN LEE/

Examiner, Art Unit 2181

Chun-Kuan (Mike) Lee

Examiner Art Unit 2181